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Abstract--A simulation study to assess the effectiveness of single stuck-at fault test sets in detecting 
multiple stuck-at faults is described. The experiment is carried out on a parity checker tree of 2-input 
exclusive-OR (XOR) gates. A minimal 4-pattern test set detects all single stuck-at faults. For double 
stuck-at faults, it is shown that the fault coverage of this test set decreases to approx. 83.33% as the size 
of the parity tree increases. 
INTRODUCTION 
There is general agreement that single faults do not represent he actual circuit failures, 
particularly in current IC technologies. The number of faults and the frequency with which some 
faults occur have been affected by two main changes: the reduction in size of the devices and the 
increase in circuit complexity. For example, during the fabrication process a single surface defect 
or a variation in processing parameters can cause multiple faults. As feature size decreases, this 
problem becomes more severe due to the larger relative size of surface defects. The increased circuit 
complexity also increases the probability of these types of failures. 
Experimental investigations to assess the merits of single stuck-at fault test sets for detecting 
multiple stuck at-faults were carried out by Hughes [1, 2]. These simulation studies of the 74LS181 
4-bit ALU, using 10 single stuck-at est sets and one toggle-only test set, demonstrated very high 
multiple stuck-at fault coverage. The actual fault coverage was significantly higher than the fault 
coverage bounds based on an analysis of the network structure [3]. In order to confirm the 
usefulness of single fault test sets in detecting mutiple faults, there is a need to evaluate other circuits 
that are commonly used in digital systems. 
This paper analyzes the effectiveness of single stuck-at fault test sets in detecting multiple stuck-at 
faults in a very widely used circuit, a parity checker. First, an optimal single stuck-at est set is 
presented. The circuit is simulated to determine the effectiveness of this test in the detection of 
multiple faults. 
PARITY NETWORKS 
Probably the most widely used encoding scheme is parity. Parity checkers are used with memory 
arrays, registers, and buses. Parity has been the most popular checking scheme in real computer 
systems uch as the IBM 4341 [4], the Speery Univac 1100/60 processor [5], and the VAX 11/780 
[6]. Although parity may not be the most cost effective code for every situation, it is very widely 
used either by itself or in conjunction with duplication [7]. 
Since parity checkers are themselves circuit modules, they are also subject to circuit failures. 
Thus, not only should a parity checker be able to detect errors in its inputs, it must also be testable 
for faults within itself. 
STUCK-AT FAULTS 
Single fault tests 
The parity tree in Fig. 1 consists of 2-input XOR gates. It has been shown [8] that such circuits 
are fully tested for single stuck-at faults by an optimum test set that consists of only 4 patterns. 
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Fig. 1. 8-input parity tree. 
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Fig. 2. Gate labeling procedure: (a) an example of test 
generation (b) for Bossen test. 
This result is based on the following assumptions: (1) no internal realization of the XOR gate is 
assumed, and (2) all 4 input patterns are needed to fully test the XOR gate. 
The test is developed by first assigning an arbitrary sequence of two zeros and two ones to the 
output of the tree. In this example the output vector, T, at gate XOR7, is arbitrary selected. Then 
employing the labeling procedure [8] shown in Fig. 2a, the input patterns for gate XOR7 are 
determined. They are the vectors R and S shown in Fig. 2b. The patterns R and S are such that 
they form an exhaustive test set for XOR7. These two vectors are the outputs of gates XOR5 and 
XOR6, and the input vectors to these two gates are now determined in the same fashion. 
The procedure is followed until all vectors have been generated. They are shown at the 
corresponding nodes in Fig. 3. The optimum test set thus generated (called Bossen throughout the 
rest of this paper) is formed by concatenating all vectors at the primary inputs (PI) 1 through 8. 
The test set is listed in Table 1. 
Detection of double faults 
Although the generated test detects all single stuck-at faults, it is not sufficient o detect all 
multiple stuck-at faults. The limitation of this test to detect double stuck-at faults will be explained 
next. For this we refer back to the circuit in Fig. 3. If node a and node b are both stuck-at-0 or 
are both stuck-at-l, the set of all tests that detect hese multiple faults are given by the Boolean 
functions [9] 
ab[d2f/d(ab )] + ab'(df/da) + a'b(df/db ) (1) 
a'b'[d2f/d(ab )] + a'b(df/da) + ab'(df/db ) (2) 
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Fig. 3. Parity tree labeled with the Bossen test. 
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Table 1. Bossen test for 8-input parity tree 
Primary input 
Pattern No. I 2 3 4 5 6 7 8 
I I 1 1 0 I 1 0 I 
2 1 0 1 I 1 0 I 0 
3 0 1 0 1 0 1 I I 
4 0 0 0 0 0 0 0 0 
Vector name R S R T R S T S 
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where df/dx,  x = a or b, is the Boolean difference o f f  with respect to x, and d2f/d(ab) is the Boolean 
difference of f with respect o a and b. Using some properties of Boolean difference, [10], these 
functions are easily evaluated with the following results: 
df /dx=l ,  for x=a or b, 
df/d(ab) = O. 
Substituting these values, expressions (1) and (2) reduce to the same expression, 
ab' + a'b. 
(3) 
(4) 
(s) 
The corresponding test patterns are 10 and 01. In general form, the test vectors at node a and 
node b cannot be equal if either of these double stuck-at faults is to be detected. 
In a similar fashion, we can show that the test to detect node a stuck-at-O (or at-l) and node 
b stuck-at-1 (or at-O) are given by 
ab'[d2f/d(ab ')] + ab (df/da) + a'b ' (df/db) (6) 
a'b[dZf/d(a'b )] + a 'b ' (df /da)  + ab(df/db ). (7) 
Again, substituting the values of the Boolean difference functions given in equations (3) and (4), 
equation (6)--or equation (7)--yields the expression 
ab + a'b'. (8) 
Thus, to detect hese double faults, the same signals (11 or 00) should be applied to the two nodes 
a and b. That is, these, faults will be detected if the nodes are identically labeled. However, they 
will not be detected if the vectors at the nodes are complements of each other. 
In summary, the labeling vectors hould neither be identical, nor complement of each others for 
all double stuck-at faults on the corresponding nodes to be detected. 
Parity tree nodes that have the same label receive identical values for all vectors in the Bossen 
test set. Thus, if two identically labeled nodes are both stuck-at 0 or both stuck-at 1, the multiple 
fault will not be detected by the Bossen test set. For the example in Fig. 3, nodes PI~, PI3, PIs, 
and the outputs of gates XOR5 and XOR6 are all labeled with the vector R. Thus, if two of these 
nodes are both stuck-at 0 or both stuck-at i then the multiple fault cannot be detected by the test 
Bossen. 
If two faulty nodes are along the same sensitizing path, it can be easily shown by a similar 
analysis that the multiple stuck-at fault will be detected by the Bossen test set. For the example 
in Fig. 3, the multiple fault PI~ stuck-at-0 and XOR5 output stuck-at-0 will be detected because 
the nodes are on the same sensitizing path. 
Calculation of  fault coverage bound 
Using these results, it is possible to enumerate the double stuck-at faults that are not detected 
by test Bossen for a parity tree of any arbitrary size. Instead, a lower bound on the fault coverage 
for a parity tree of n primary inputs will be estimated. The total number of nodes in the tree is 
m = 2n - 1. These nodes are divided into three groups corresponding to the node labels R, S, and 
T. In general, the total number of nodes is given by m -- 3k or m -- 3k + 1 (where k is a positive 
integer) and the number of nodes in each group is k or k + 1. For the 8-input parity tree in 
Fig. 3, n = 3, m = 15, and there are 5 nodes each labeled R, S, and T. 
By making the simplifying assumption that m = 3k and that each group of nodes contains k 
elements, an approximation of the lower bound can be easily computed. All of the undetected 
double faults occur on identically labeled nodes. The number of such node pairs for each group 
is C(k,2) = k(k  - 1)/2. Since there are three groups and two undetected faults (both node stuck-at-0 
and both stuck-at-l) for each pair of nodes, the number of undetected double stuck-at faults is 
given by 3k(k - 1). The total number of double stuck-at faults is 4C(m,2) = 2m(m - 1). Substi- 
tuting m = 3k, the ratio of undetected faults to the total number of faults is 3k(k - 1)/6k(3k - 1). 
The limit of this expression for k >> 1 is 1/6. Hence, the lower bound of the fault coverage of double 
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Table 2. Parity-tree simulation results 
Stuck-at faults 
Inputs Single Double Triple 
4 14/14 78/84 256/280 
100%0 92.9% 91.4% 
8 30/30 376/420 3264/3640 
100% 89.5% 89.67% 
16 62/'62 1622/1860 31888/35960 
100% 87,2% 88,7% 
32 126/126 6696/7812 t 
100% 85.7% 
+Not simulated. 
stuck-at faults using the Bossen test is 5/6 (83.33%). Since some pairs of nodes lie on the same 
sensitizing path, the actual number of undetected faults will be slightly lower than in this 
computation and the actual fault coverage will be slightly higher. 
Evaluation of the simulation results 
Using a simulator developed by one of the authors [1], the test Bossen obtained has been used 
to verify the above observations regarding the detectability of stuck-at faults. Balanced (full) parity 
trees with the number of inputs, n, ranging from 4 to 32 have been used in the stimulation. Results 
of the simulation are summarized in Table 2. For every parity tree size, (represented by the number 
of its inputs, n), Table 2 lists the number of detected faults, the total number of possible faults, 
and the corresponding fault coverage for the single, double and triple stuck-at fault cases. 
The simulation results confirm the values estimated above. Of course the fault coverage is 100% 
for the single stuck-at model. As expected, it is lower for multiple faults. Double stuck-at faults 
have fault coverage which decreases as the tree size increases towards the estimated lower upper 
bound, 83.33%. 
Comparison of these results with those reported in [1] and [2] shows that the multiple stuck-at 
fault coverage of single stuck-at fault test sets is significantly lower for the parity tree than for the 
74LS181 4-bit ALU. 
SUMMARY AND CONCLUSIONS 
With increased chip density, the likelihood of occurrence of multiple faults in VLSI circuits is 
higher. Detection of these faults using single stuck-at faults is an attractive prospect since no 
additional test generation cost is necessary. However, this is desirable only if such test sets yield 
acceptable fault coverage, in the high 90s. 
This paper reports the study on the effectiveness of single test sets for a parity tree. Such a circuit 
is extensively used as a code checker in logic circuits, and communication systems. The parity tree 
is completely tested for single stuck-at faults with a 4-pattern test [8]. However, this test yields 
unacceptable fault coverages for multiple stuck-at faults. For a 32-input ree, the double stuck-at 
fault coverage is 85%. The coverage is estimated to decrease with increased number of primary 
inputs to 83.33%. 
The results reported here are significantly lower that those obtained for the 4-bit ALU [1, 2]. 
However, this is not surprising because the circuit is symmetric, has one output and, naturally, 
comprises many XOR gates. 
Although single-stuck fault tests appear to provide adequate multiple-fault coverage for some 
circuits, the analysis of the parity tree demonstrates that such high fault coverage is not guaranteed 
for all circuits. Thus, further experimentation is needed on other circuits in order to more fully 
evaluate the effectiveness of single stuck-at fault test sets in detecting multiple stuck-at faults. 
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